Jarkko Nikula 2c8c34167c mfd: lpss: Fix Intel Kaby Lake PCH-H properties
There are a few issues on Intel Kaby Lake PCH-H properties added by
commit a6a576b78e09 ("mfd: lpss: Add Intel Kaby Lake PCH-H PCI IDs"):

- Input clock of I2C controller on Intel Kaby Lake PCH-H is 120 MHz not
  133 MHz. This was probably copy-paste error from Intel Broxton I2C
  properties.
- There is no default I2C SDA hold time specified which is used when
  ACPI doesn't provide it. I got information from Windows driver team
  that Kaby Lake PCH-H can use the same configuration than Intel
  Sunrisepoint PCH.
- Common HS-UART properties are not used.

Fix these by reusing the Sunrisepoint properties on Kaby Lake PCH-H.

Fixes: a6a576b78e09 ("mfd: lpss: Add Intel Kaby Lake PCH-H PCI IDs")
Reported-by: Xiang A Wang <xiang.a.wang@intel.com>
Signed-off-by: Jarkko Nikula <jarkko.nikula@linux.intel.com>
Acked-by: Mika Westerberg <mika.westerberg@linux.intel.com>
Signed-off-by: Lee Jones <lee.jones@linaro.org>
2016-11-16 09:50:18 +00:00
..
2016-04-19 07:58:06 +01:00
2016-10-04 15:48:01 +01:00
2016-08-31 10:50:59 +01:00
2015-11-06 10:23:50 -08:00
2016-05-20 11:10:24 -07:00
2016-05-20 11:10:24 -07:00
2016-10-07 08:35:35 -07:00
2016-10-07 08:35:35 -07:00
2016-08-01 07:28:14 -04:00
2016-05-20 11:10:24 -07:00
2016-08-31 13:48:25 +01:00
2015-10-30 17:19:51 +00:00
2015-10-30 17:19:51 +00:00
2016-08-10 09:25:18 +01:00
2016-08-10 09:25:18 +01:00
2016-08-10 09:25:18 +01:00
2015-08-11 15:09:01 +01:00
2015-08-11 15:09:01 +01:00
2015-08-11 15:09:01 +01:00
2015-08-11 15:09:01 +01:00
2015-09-04 11:46:02 -07:00
2015-09-04 11:46:02 -07:00