mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2025-01-20 04:24:13 +00:00
dc97f6344f
If the firmware has configured CXL event support to be firmware first the OS can process those events through CPER records. The CXL layer has unique DPA to HPA knowledge and standard event trace parsing in place. CPER records contain Bus, Device, Function information which can be used to identify the PCI device which is sending the event. Change the PCI driver registration to include registration of a CXL CPER callback to process events through the trace subsystem. Use new scoped based management to simplify the handling of the PCI device object. Tested-by: Smita-Koralahalli <Smita.KoralahalliChannabasappa@amd.com> Reviewed-by: Smita-Koralahalli <Smita.KoralahalliChannabasappa@amd.com> Link: https://lore.kernel.org/r/20231220-cxl-cper-v5-9-1bb8a4ca2c7a@intel.com Signed-off-by: Ira Weiny <ira.weiny@intel.com> [djbw: use new pci_dev guard, flip init order] Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Acked-by: Ard Biesheuvel <ardb@kernel.org> Signed-off-by: Dan Williams <dan.j.williams@intel.com>
162 lines
3.4 KiB
C
162 lines
3.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* Copyright(c) 2023 Intel Corporation. */
|
|
#ifndef _LINUX_CXL_EVENT_H
|
|
#define _LINUX_CXL_EVENT_H
|
|
|
|
/*
|
|
* Common Event Record Format
|
|
* CXL rev 3.0 section 8.2.9.2.1; Table 8-42
|
|
*/
|
|
struct cxl_event_record_hdr {
|
|
u8 length;
|
|
u8 flags[3];
|
|
__le16 handle;
|
|
__le16 related_handle;
|
|
__le64 timestamp;
|
|
u8 maint_op_class;
|
|
u8 reserved[15];
|
|
} __packed;
|
|
|
|
#define CXL_EVENT_RECORD_DATA_LENGTH 0x50
|
|
struct cxl_event_generic {
|
|
struct cxl_event_record_hdr hdr;
|
|
u8 data[CXL_EVENT_RECORD_DATA_LENGTH];
|
|
} __packed;
|
|
|
|
/*
|
|
* General Media Event Record
|
|
* CXL rev 3.0 Section 8.2.9.2.1.1; Table 8-43
|
|
*/
|
|
#define CXL_EVENT_GEN_MED_COMP_ID_SIZE 0x10
|
|
struct cxl_event_gen_media {
|
|
struct cxl_event_record_hdr hdr;
|
|
__le64 phys_addr;
|
|
u8 descriptor;
|
|
u8 type;
|
|
u8 transaction_type;
|
|
u8 validity_flags[2];
|
|
u8 channel;
|
|
u8 rank;
|
|
u8 device[3];
|
|
u8 component_id[CXL_EVENT_GEN_MED_COMP_ID_SIZE];
|
|
u8 reserved[46];
|
|
} __packed;
|
|
|
|
/*
|
|
* DRAM Event Record - DER
|
|
* CXL rev 3.0 section 8.2.9.2.1.2; Table 3-44
|
|
*/
|
|
#define CXL_EVENT_DER_CORRECTION_MASK_SIZE 0x20
|
|
struct cxl_event_dram {
|
|
struct cxl_event_record_hdr hdr;
|
|
__le64 phys_addr;
|
|
u8 descriptor;
|
|
u8 type;
|
|
u8 transaction_type;
|
|
u8 validity_flags[2];
|
|
u8 channel;
|
|
u8 rank;
|
|
u8 nibble_mask[3];
|
|
u8 bank_group;
|
|
u8 bank;
|
|
u8 row[3];
|
|
u8 column[2];
|
|
u8 correction_mask[CXL_EVENT_DER_CORRECTION_MASK_SIZE];
|
|
u8 reserved[0x17];
|
|
} __packed;
|
|
|
|
/*
|
|
* Get Health Info Record
|
|
* CXL rev 3.0 section 8.2.9.8.3.1; Table 8-100
|
|
*/
|
|
struct cxl_get_health_info {
|
|
u8 health_status;
|
|
u8 media_status;
|
|
u8 add_status;
|
|
u8 life_used;
|
|
u8 device_temp[2];
|
|
u8 dirty_shutdown_cnt[4];
|
|
u8 cor_vol_err_cnt[4];
|
|
u8 cor_per_err_cnt[4];
|
|
} __packed;
|
|
|
|
/*
|
|
* Memory Module Event Record
|
|
* CXL rev 3.0 section 8.2.9.2.1.3; Table 8-45
|
|
*/
|
|
struct cxl_event_mem_module {
|
|
struct cxl_event_record_hdr hdr;
|
|
u8 event_type;
|
|
struct cxl_get_health_info info;
|
|
u8 reserved[0x3d];
|
|
} __packed;
|
|
|
|
union cxl_event {
|
|
struct cxl_event_generic generic;
|
|
struct cxl_event_gen_media gen_media;
|
|
struct cxl_event_dram dram;
|
|
struct cxl_event_mem_module mem_module;
|
|
} __packed;
|
|
|
|
/*
|
|
* Common Event Record Format; in event logs
|
|
* CXL rev 3.0 section 8.2.9.2.1; Table 8-42
|
|
*/
|
|
struct cxl_event_record_raw {
|
|
uuid_t id;
|
|
union cxl_event event;
|
|
} __packed;
|
|
|
|
enum cxl_event_type {
|
|
CXL_CPER_EVENT_GENERIC,
|
|
CXL_CPER_EVENT_GEN_MEDIA,
|
|
CXL_CPER_EVENT_DRAM,
|
|
CXL_CPER_EVENT_MEM_MODULE,
|
|
};
|
|
|
|
#define CPER_CXL_DEVICE_ID_VALID BIT(0)
|
|
#define CPER_CXL_DEVICE_SN_VALID BIT(1)
|
|
#define CPER_CXL_COMP_EVENT_LOG_VALID BIT(2)
|
|
struct cxl_cper_event_rec {
|
|
struct {
|
|
u32 length;
|
|
u64 validation_bits;
|
|
struct cper_cxl_event_devid {
|
|
u16 vendor_id;
|
|
u16 device_id;
|
|
u8 func_num;
|
|
u8 device_num;
|
|
u8 bus_num;
|
|
u16 segment_num;
|
|
u16 slot_num; /* bits 2:0 reserved */
|
|
u8 reserved;
|
|
} __packed device_id;
|
|
struct cper_cxl_event_sn {
|
|
u32 lower_dw;
|
|
u32 upper_dw;
|
|
} __packed dev_serial_num;
|
|
} __packed hdr;
|
|
|
|
union cxl_event event;
|
|
} __packed;
|
|
|
|
typedef void (*cxl_cper_callback)(enum cxl_event_type type,
|
|
struct cxl_cper_event_rec *rec);
|
|
|
|
#ifdef CONFIG_ACPI_APEI_GHES
|
|
int cxl_cper_register_callback(cxl_cper_callback callback);
|
|
int cxl_cper_unregister_callback(cxl_cper_callback callback);
|
|
#else
|
|
static inline int cxl_cper_register_callback(cxl_cper_callback callback)
|
|
{
|
|
return 0;
|
|
}
|
|
|
|
static inline int cxl_cper_unregister_callback(cxl_cper_callback callback)
|
|
{
|
|
return 0;
|
|
}
|
|
#endif
|
|
|
|
#endif /* _LINUX_CXL_EVENT_H */
|