Paul Burton 5bb29275df
MIPS: bitops: Emit Loongson3 sync workarounds within asm
Generate the sync instructions required to workaround Loongson3 LL/SC
errata within inline asm blocks, which feels a little safer than doing
it from C where strictly speaking the compiler would be well within its
rights to insert a memory access between the separate asm statements we
previously had, containing sync & ll instructions respectively.

Signed-off-by: Paul Burton <paul.burton@mips.com>
Cc: linux-mips@vger.kernel.org
Cc: Huacai Chen <chenhc@lemote.com>
Cc: Jiaxun Yang <jiaxun.yang@flygoat.com>
Cc: linux-kernel@vger.kernel.org
2019-10-07 09:42:57 -07:00
..
2019-09-22 09:30:30 -07:00
2019-09-22 09:30:30 -07:00
2019-08-09 15:46:29 -07:00
2019-08-23 14:47:21 +01:00
2019-06-08 13:09:31 -07:00
2019-06-08 13:09:31 -07:00
2019-08-23 14:47:18 +01:00
2019-06-08 13:09:31 -07:00
2019-07-23 14:33:51 -07:00