Kernel/linux
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2024-12-29 17:23:36 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

dt-bindings: clock: qcom: Add GCC clocks for SDX75

Browse Source 
Add support for qcom global clock controller bindings for SDX75 platform.

Signed-off-by: Imran Shaik <quic_imrashai@quicinc.com>
Signed-off-by: Taniya Das <quic_tdas@quicinc.com>
Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
Signed-off-by: Bjorn Andersson <andersson@kernel.org>
Link: https://lore.kernel.org/r/20230512122347.1219-3-quic_tdas@quicinc.com
This commit is contained in:
Imran Shaik 2023-05-12 17:53:44 +05:30 committed by Bjorn Andersson
parent ac9a78681b
commit 1c305ea86b
2 changed files with 258 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

65
Documentation/devicetree/bindings/clock/qcom,sdx75-gcc.yaml Normal file
View File

@ -0,0 +1,65 @@
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/clock/qcom,sdx75-gcc.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#
title: Qualcomm Global Clock & Reset Controller on SDX75
maintainers:
- Imran Shaik <quic_imrashai@quicinc.com>
- Taniya Das <quic_tdas@quicinc.com>
description: |
Qualcomm global clock control module provides the clocks, resets and power
domains on SDX75
See also:: include/dt-bindings/clock/qcom,sdx75-gcc.h
properties:
compatible:
const: qcom,sdx75-gcc
clocks:
items:
- description: Board XO source
- description: Sleep clock source
- description: EMAC0 sgmiiphy mac rclk source
- description: EMAC0 sgmiiphy mac tclk source
- description: EMAC0 sgmiiphy rclk source
- description: EMAC0 sgmiiphy tclk source
- description: EMAC1 sgmiiphy mac rclk source
- description: EMAC1 sgmiiphy mac tclk source
- description: EMAC1 sgmiiphy rclk source
- description: EMAC1 sgmiiphy tclk source
- description: PCIE20 phy aux clock source
- description: PCIE_1 Pipe clock source
- description: PCIE_2 Pipe clock source
- description: PCIE Pipe clock source
- description: USB3 phy wrapper pipe clock source
required:
- compatible
- clocks
allOf:
- $ref: qcom,gcc.yaml#
unevaluatedProperties: false
examples:
- |
#include <dt-bindings/clock/qcom,rpmh.h>
clock-controller@80000 {
compatible = "qcom,sdx75-gcc";
reg = <0x80000 0x1f7400>;
clocks = <&rpmhcc RPMH_CXO_CLK>, <&sleep_clk>, <&emac0_sgmiiphy_mac_rclk>,
<&emac0_sgmiiphy_mac_tclk>, <&emac0_sgmiiphy_rclk>, <&emac0_sgmiiphy_tclk>,
<&emac1_sgmiiphy_mac_rclk>, <&emac1_sgmiiphy_mac_tclk>, <&emac1_sgmiiphy_rclk>,
<&emac1_sgmiiphy_tclk>, <&pcie20_phy_aux_clk>, <&pcie_1_pipe_clk>,
<&pcie_2_pipe_clk>, <&pcie_pipe_clk>, <&usb3_phy_wrapper_gcc_usb30_pipe_clk>;
#clock-cells = <1>;
#reset-cells = <1>;
#power-domain-cells = <1>;
};
...

193
include/dt-bindings/clock/qcom,sdx75-gcc.h Normal file
View File

@ -0,0 +1,193 @@
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
/*
* Copyright (c) 2022-2023, Qualcomm Innovation Center, Inc. All rights reserved.
*/
#ifndef _DT_BINDINGS_CLK_QCOM_GCC_SDX75_H
#define _DT_BINDINGS_CLK_QCOM_GCC_SDX75_H
/* GCC clocks */
#define GPLL0 0
#define GPLL0_OUT_EVEN 1
#define GPLL4 2
#define GPLL5 3
#define GPLL6 4
#define GPLL8 5
#define GCC_AHB_PCIE_LINK_CLK 6
#define GCC_BOOT_ROM_AHB_CLK 7
#define GCC_EEE_EMAC0_CLK 8
#define GCC_EEE_EMAC0_CLK_SRC 9
#define GCC_EEE_EMAC1_CLK 10
#define GCC_EEE_EMAC1_CLK_SRC 11
#define GCC_EMAC0_AXI_CLK 12
#define GCC_EMAC0_CC_SGMIIPHY_RX_CLK 13
#define GCC_EMAC0_CC_SGMIIPHY_RX_CLK_SRC 14
#define GCC_EMAC0_CC_SGMIIPHY_TX_CLK 15
#define GCC_EMAC0_CC_SGMIIPHY_TX_CLK_SRC 16
#define GCC_EMAC0_PHY_AUX_CLK 17
#define GCC_EMAC0_PHY_AUX_CLK_SRC 18
#define GCC_EMAC0_PTP_CLK 19
#define GCC_EMAC0_PTP_CLK_SRC 20
#define GCC_EMAC0_RGMII_CLK 21
#define GCC_EMAC0_RGMII_CLK_SRC 22
#define GCC_EMAC0_RPCS_RX_CLK 23
#define GCC_EMAC0_RPCS_TX_CLK 24
#define GCC_EMAC0_SGMIIPHY_MAC_RCLK_SRC 25
#define GCC_EMAC0_SGMIIPHY_MAC_TCLK_SRC 26
#define GCC_EMAC0_SLV_AHB_CLK 27
#define GCC_EMAC0_XGXS_RX_CLK 28
#define GCC_EMAC0_XGXS_TX_CLK 29
#define GCC_EMAC1_AXI_CLK 30
#define GCC_EMAC1_CC_SGMIIPHY_RX_CLK 31
#define GCC_EMAC1_CC_SGMIIPHY_RX_CLK_SRC 32
#define GCC_EMAC1_CC_SGMIIPHY_TX_CLK 33
#define GCC_EMAC1_CC_SGMIIPHY_TX_CLK_SRC 34
#define GCC_EMAC1_PHY_AUX_CLK 35
#define GCC_EMAC1_PHY_AUX_CLK_SRC 36
#define GCC_EMAC1_PTP_CLK 37
#define GCC_EMAC1_PTP_CLK_SRC 38
#define GCC_EMAC1_RGMII_CLK 39
#define GCC_EMAC1_RGMII_CLK_SRC 40
#define GCC_EMAC1_RPCS_RX_CLK 41
#define GCC_EMAC1_RPCS_TX_CLK 42
#define GCC_EMAC1_SGMIIPHY_MAC_RCLK_SRC 43
#define GCC_EMAC1_SGMIIPHY_MAC_TCLK_SRC 44
#define GCC_EMAC1_SLV_AHB_CLK 45
#define GCC_EMAC1_XGXS_RX_CLK 46
#define GCC_EMAC1_XGXS_TX_CLK 47
#define GCC_EMAC_0_CLKREF_EN 48
#define GCC_EMAC_1_CLKREF_EN 49
#define GCC_GP1_CLK 50
#define GCC_GP1_CLK_SRC 51
#define GCC_GP2_CLK 52
#define GCC_GP2_CLK_SRC 53
#define GCC_GP3_CLK 54
#define GCC_GP3_CLK_SRC 55
#define GCC_PCIE_0_CLKREF_EN 56
#define GCC_PCIE_1_AUX_CLK 57
#define GCC_PCIE_1_AUX_PHY_CLK_SRC 58
#define GCC_PCIE_1_CFG_AHB_CLK 59
#define GCC_PCIE_1_CLKREF_EN 60
#define GCC_PCIE_1_MSTR_AXI_CLK 61
#define GCC_PCIE_1_PHY_RCHNG_CLK 62
#define GCC_PCIE_1_PHY_RCHNG_CLK_SRC 63
#define GCC_PCIE_1_PIPE_CLK 64
#define GCC_PCIE_1_PIPE_CLK_SRC 65
#define GCC_PCIE_1_PIPE_DIV2_CLK 66
#define GCC_PCIE_1_PIPE_DIV2_CLK_SRC 67
#define GCC_PCIE_1_SLV_AXI_CLK 68
#define GCC_PCIE_1_SLV_Q2A_AXI_CLK 69
#define GCC_PCIE_2_AUX_CLK 70
#define GCC_PCIE_2_AUX_PHY_CLK_SRC 71
#define GCC_PCIE_2_CFG_AHB_CLK 72
#define GCC_PCIE_2_CLKREF_EN 73
#define GCC_PCIE_2_MSTR_AXI_CLK 74
#define GCC_PCIE_2_PHY_RCHNG_CLK 75
#define GCC_PCIE_2_PHY_RCHNG_CLK_SRC 76
#define GCC_PCIE_2_PIPE_CLK 77
#define GCC_PCIE_2_PIPE_CLK_SRC 78
#define GCC_PCIE_2_PIPE_DIV2_CLK 79
#define GCC_PCIE_2_PIPE_DIV2_CLK_SRC 80
#define GCC_PCIE_2_SLV_AXI_CLK 81
#define GCC_PCIE_2_SLV_Q2A_AXI_CLK 82
#define GCC_PCIE_AUX_CLK 83
#define GCC_PCIE_AUX_CLK_SRC 84
#define GCC_PCIE_AUX_PHY_CLK_SRC 85
#define GCC_PCIE_CFG_AHB_CLK 86
#define GCC_PCIE_MSTR_AXI_CLK 87
#define GCC_PCIE_PIPE_CLK 88
#define GCC_PCIE_PIPE_CLK_SRC 89
#define GCC_PCIE_RCHNG_PHY_CLK 90
#define GCC_PCIE_RCHNG_PHY_CLK_SRC 91
#define GCC_PCIE_SLEEP_CLK 92
#define GCC_PCIE_SLV_AXI_CLK 93
#define GCC_PCIE_SLV_Q2A_AXI_CLK 94
#define GCC_PDM2_CLK 95
#define GCC_PDM2_CLK_SRC 96
#define GCC_PDM_AHB_CLK 97
#define GCC_PDM_XO4_CLK 98
#define GCC_QUPV3_WRAP0_CORE_2X_CLK 99
#define GCC_QUPV3_WRAP0_CORE_CLK 100
#define GCC_QUPV3_WRAP0_S0_CLK 101
#define GCC_QUPV3_WRAP0_S0_CLK_SRC 102
#define GCC_QUPV3_WRAP0_S1_CLK 103
#define GCC_QUPV3_WRAP0_S1_CLK_SRC 104
#define GCC_QUPV3_WRAP0_S2_CLK 105
#define GCC_QUPV3_WRAP0_S2_CLK_SRC 106
#define GCC_QUPV3_WRAP0_S3_CLK 107
#define GCC_QUPV3_WRAP0_S3_CLK_SRC 108
#define GCC_QUPV3_WRAP0_S4_CLK 109
#define GCC_QUPV3_WRAP0_S4_CLK_SRC 110
#define GCC_QUPV3_WRAP0_S5_CLK 111
#define GCC_QUPV3_WRAP0_S5_CLK_SRC 112
#define GCC_QUPV3_WRAP0_S6_CLK 113
#define GCC_QUPV3_WRAP0_S6_CLK_SRC 114
#define GCC_QUPV3_WRAP0_S7_CLK 115
#define GCC_QUPV3_WRAP0_S7_CLK_SRC 116
#define GCC_QUPV3_WRAP0_S8_CLK 117
#define GCC_QUPV3_WRAP0_S8_CLK_SRC 118
#define GCC_QUPV3_WRAP_0_M_AHB_CLK 119
#define GCC_QUPV3_WRAP_0_S_AHB_CLK 120
#define GCC_SDCC1_AHB_CLK 121
#define GCC_SDCC1_APPS_CLK 122
#define GCC_SDCC1_APPS_CLK_SRC 123
#define GCC_SDCC2_AHB_CLK 124
#define GCC_SDCC2_APPS_CLK 125
#define GCC_SDCC2_APPS_CLK_SRC 126
#define GCC_USB2_CLKREF_EN 127
#define GCC_USB30_MASTER_CLK 128
#define GCC_USB30_MASTER_CLK_SRC 129
#define GCC_USB30_MOCK_UTMI_CLK 130
#define GCC_USB30_MOCK_UTMI_CLK_SRC 131
#define GCC_USB30_MOCK_UTMI_POSTDIV_CLK_SRC 132
#define GCC_USB30_MSTR_AXI_CLK 133
#define GCC_USB30_SLEEP_CLK 134
#define GCC_USB30_SLV_AHB_CLK 135
#define GCC_USB3_PHY_AUX_CLK 136
#define GCC_USB3_PHY_AUX_CLK_SRC 137
#define GCC_USB3_PHY_PIPE_CLK 138
#define GCC_USB3_PHY_PIPE_CLK_SRC 139
#define GCC_USB3_PRIM_CLKREF_EN 140
#define GCC_USB_PHY_CFG_AHB2PHY_CLK 141
#define GCC_XO_PCIE_LINK_CLK 142
/* GCC power domains */
#define GCC_EMAC0_GDSC 0
#define GCC_EMAC1_GDSC 1
#define GCC_PCIE_1_GDSC 2
#define GCC_PCIE_1_PHY_GDSC 3
#define GCC_PCIE_2_GDSC 4
#define GCC_PCIE_2_PHY_GDSC 5
#define GCC_PCIE_GDSC 6
#define GCC_PCIE_PHY_GDSC 7
#define GCC_USB30_GDSC 8
#define GCC_USB3_PHY_GDSC 9
/* GCC resets */
#define GCC_EMAC0_BCR 0
#define GCC_EMAC1_BCR 1
#define GCC_EMMC_BCR 2
#define GCC_PCIE_1_BCR 3
#define GCC_PCIE_1_LINK_DOWN_BCR 4
#define GCC_PCIE_1_NOCSR_COM_PHY_BCR 5
#define GCC_PCIE_1_PHY_BCR 6
#define GCC_PCIE_2_BCR 7
#define GCC_PCIE_2_LINK_DOWN_BCR 8
#define GCC_PCIE_2_NOCSR_COM_PHY_BCR 9
#define GCC_PCIE_2_PHY_BCR 10
#define GCC_PCIE_BCR 11
#define GCC_PCIE_LINK_DOWN_BCR 12
#define GCC_PCIE_NOCSR_COM_PHY_BCR 13
#define GCC_PCIE_PHY_BCR 14
#define GCC_PCIE_PHY_CFG_AHB_BCR 15
#define GCC_PCIE_PHY_COM_BCR 16
#define GCC_PCIE_PHY_NOCSR_COM_PHY_BCR 17
#define GCC_QUSB2PHY_BCR 18
#define GCC_TCSR_PCIE_BCR 19
#define GCC_USB30_BCR 20
#define GCC_USB3_PHY_BCR 21
#define GCC_USB3PHY_PHY_BCR 22
#define GCC_USB_PHY_CFG_AHB2PHY_BCR 23
#define GCC_EMAC0_RGMII_CLK_ARES 24
#endif