mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2024-12-29 17:23:36 +00:00
MIPS: dts: jz4780: Add DMA controller node to the devicetree
Add the devicetree node to support the DMA controller found in JZ480 SoCs. Tested-by: Mathieu Malaterre <malat@debian.org> Acked-by: James Hogan <jhogan@kernel.org> Signed-off-by: Ezequiel Garcia <ezequiel@collabora.co.uk> Signed-off-by: Ulf Hansson <ulf.hansson@linaro.org>
This commit is contained in:
parent
fb0ce9dd94
commit
2d972b6ac9
@ -1,5 +1,6 @@
|
||||
// SPDX-License-Identifier: GPL-2.0
|
||||
#include <dt-bindings/clock/jz4780-cgu.h>
|
||||
#include <dt-bindings/dma/jz4780-dma.h>
|
||||
|
||||
/ {
|
||||
#address-cells = <1>;
|
||||
@ -241,6 +242,17 @@ nemc: nemc@13410000 {
|
||||
status = "disabled";
|
||||
};
|
||||
|
||||
dma: dma@13420000 {
|
||||
compatible = "ingenic,jz4780-dma";
|
||||
reg = <0x13420000 0x10000>;
|
||||
#dma-cells = <2>;
|
||||
|
||||
interrupt-parent = <&intc>;
|
||||
interrupts = <10>;
|
||||
|
||||
clocks = <&cgu JZ4780_CLK_PDMA>;
|
||||
};
|
||||
|
||||
bch: bch@134d0000 {
|
||||
compatible = "ingenic,jz4780-bch";
|
||||
reg = <0x134d0000 0x10000>;
|
||||
|
49
include/dt-bindings/dma/jz4780-dma.h
Normal file
49
include/dt-bindings/dma/jz4780-dma.h
Normal file
@ -0,0 +1,49 @@
|
||||
#ifndef __DT_BINDINGS_DMA_JZ4780_DMA_H__
|
||||
#define __DT_BINDINGS_DMA_JZ4780_DMA_H__
|
||||
|
||||
/*
|
||||
* Request type numbers for the JZ4780 DMA controller (written to the DRTn
|
||||
* register for the channel).
|
||||
*/
|
||||
#define JZ4780_DMA_I2S1_TX 0x4
|
||||
#define JZ4780_DMA_I2S1_RX 0x5
|
||||
#define JZ4780_DMA_I2S0_TX 0x6
|
||||
#define JZ4780_DMA_I2S0_RX 0x7
|
||||
#define JZ4780_DMA_AUTO 0x8
|
||||
#define JZ4780_DMA_SADC_RX 0x9
|
||||
#define JZ4780_DMA_UART4_TX 0xc
|
||||
#define JZ4780_DMA_UART4_RX 0xd
|
||||
#define JZ4780_DMA_UART3_TX 0xe
|
||||
#define JZ4780_DMA_UART3_RX 0xf
|
||||
#define JZ4780_DMA_UART2_TX 0x10
|
||||
#define JZ4780_DMA_UART2_RX 0x11
|
||||
#define JZ4780_DMA_UART1_TX 0x12
|
||||
#define JZ4780_DMA_UART1_RX 0x13
|
||||
#define JZ4780_DMA_UART0_TX 0x14
|
||||
#define JZ4780_DMA_UART0_RX 0x15
|
||||
#define JZ4780_DMA_SSI0_TX 0x16
|
||||
#define JZ4780_DMA_SSI0_RX 0x17
|
||||
#define JZ4780_DMA_SSI1_TX 0x18
|
||||
#define JZ4780_DMA_SSI1_RX 0x19
|
||||
#define JZ4780_DMA_MSC0_TX 0x1a
|
||||
#define JZ4780_DMA_MSC0_RX 0x1b
|
||||
#define JZ4780_DMA_MSC1_TX 0x1c
|
||||
#define JZ4780_DMA_MSC1_RX 0x1d
|
||||
#define JZ4780_DMA_MSC2_TX 0x1e
|
||||
#define JZ4780_DMA_MSC2_RX 0x1f
|
||||
#define JZ4780_DMA_PCM0_TX 0x20
|
||||
#define JZ4780_DMA_PCM0_RX 0x21
|
||||
#define JZ4780_DMA_SMB0_TX 0x24
|
||||
#define JZ4780_DMA_SMB0_RX 0x25
|
||||
#define JZ4780_DMA_SMB1_TX 0x26
|
||||
#define JZ4780_DMA_SMB1_RX 0x27
|
||||
#define JZ4780_DMA_SMB2_TX 0x28
|
||||
#define JZ4780_DMA_SMB2_RX 0x29
|
||||
#define JZ4780_DMA_SMB3_TX 0x2a
|
||||
#define JZ4780_DMA_SMB3_RX 0x2b
|
||||
#define JZ4780_DMA_SMB4_TX 0x2c
|
||||
#define JZ4780_DMA_SMB4_RX 0x2d
|
||||
#define JZ4780_DMA_DES_TX 0x2e
|
||||
#define JZ4780_DMA_DES_RX 0x2f
|
||||
|
||||
#endif /* __DT_BINDINGS_DMA_JZ4780_DMA_H__ */
|
Loading…
Reference in New Issue
Block a user