Kernel/linux
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git synced 2025-01-10 07:10:27 +00:00
Code Issues Actions Packages Projects Releases Wiki Activity

net/mlx5: HWS, renamed the files in accordance with naming convention

Browse Source 
Removed the 'mlx5hws_' file name prefix from the internal HWS files.

Signed-off-by: Yevgeny Kliteynik <kliteyn@nvidia.com>
Signed-off-by: Tariq Toukan <tariqt@nvidia.com>
Link: https://patch.msgid.link/20241031125856.530927-4-tariqt@nvidia.com
Signed-off-by: Jakub Kicinski <kuba@kernel.org>
This commit is contained in:
Yevgeny Kliteynik 2024-10-31 14:58:54 +02:00 committed by Jakub Kicinski
parent e03cf32188
commit a2740138ec
33 changed files with 77 additions and 77 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

30
drivers/net/ethernet/mellanox/mlx5/core/Makefile
View File

@ -136,21 +136,21 @@ mlx5_core-$(CONFIG_MLX5_SW_STEERING) += steering/sws/dr_domain.o \
#
# HW Steering
#
mlx5_core-$(CONFIG_MLX5_HW_STEERING) += steering/hws/mlx5hws_cmd.o \
steering/hws/mlx5hws_context.o \
steering/hws/mlx5hws_pat_arg.o \
steering/hws/mlx5hws_buddy.o \
steering/hws/mlx5hws_pool.o \
steering/hws/mlx5hws_table.o \
steering/hws/mlx5hws_action.o \
steering/hws/mlx5hws_rule.o \
steering/hws/mlx5hws_matcher.o \
steering/hws/mlx5hws_send.o \
steering/hws/mlx5hws_definer.o \
steering/hws/mlx5hws_bwc.o \
steering/hws/mlx5hws_debug.o \
steering/hws/mlx5hws_vport.o \
steering/hws/mlx5hws_bwc_complex.o
mlx5_core-$(CONFIG_MLX5_HW_STEERING) += steering/hws/cmd.o \
steering/hws/context.o \
steering/hws/pat_arg.o \
steering/hws/buddy.o \
steering/hws/pool.o \
steering/hws/table.o \
steering/hws/action.o \
steering/hws/rule.o \
steering/hws/matcher.o \
steering/hws/send.o \
steering/hws/definer.o \
steering/hws/bwc.o \
steering/hws/debug.o \
steering/hws/vport.o \
steering/hws/bwc_complex.o
#

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_action.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/action.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
#define MLX5HWS_ACTION_METER_INIT_COLOR_OFFSET 1

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_action.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/action.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_ACTION_H_
#define MLX5HWS_ACTION_H_
#ifndef HWS_ACTION_H_
#define HWS_ACTION_H_
/* Max number of STEs needed for a rule (including match) */
#define MLX5HWS_ACTION_MAX_STE 20
@ -304,4 +304,4 @@ mlx5hws_action_apply_setter(struct mlx5hws_actions_apply_data *apply,
htonl(num_of_actions << 29);
}
#endif /* MLX5HWS_ACTION_H_ */
#endif /* HWS_ACTION_H_ */

4
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_buddy.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/buddy.c
View File

@ -1,8 +1,8 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "mlx5hws_buddy.h"
#include "internal.h"
#include "buddy.h"
static int hws_buddy_init(struct mlx5hws_buddy_mem *buddy, u32 max_order)
{

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_buddy.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/buddy.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_BUDDY_H_
#define MLX5HWS_BUDDY_H_
#ifndef HWS_BUDDY_H_
#define HWS_BUDDY_H_
struct mlx5hws_buddy_mem {
unsigned long **bitmap;
@ -18,4 +18,4 @@ int mlx5hws_buddy_alloc_mem(struct mlx5hws_buddy_mem *buddy, u32 order);
void mlx5hws_buddy_free_mem(struct mlx5hws_buddy_mem *buddy, u32 seg, u32 order);
#endif /* MLX5HWS_BUDDY_H_ */
#endif /* HWS_BUDDY_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_bwc.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
static u16 hws_bwc_gen_queue_idx(struct mlx5hws_context *ctx)
{

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_bwc.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_BWC_H_
#define MLX5HWS_BWC_H_
#ifndef HWS_BWC_H_
#define HWS_BWC_H_
#define MLX5HWS_BWC_MATCHER_INIT_SIZE_LOG 1
#define MLX5HWS_BWC_MATCHER_SIZE_LOG_STEP 1
@ -70,4 +70,4 @@ static inline u16 mlx5hws_bwc_get_queue_id(struct mlx5hws_context *ctx, u16 idx)
return idx + mlx5hws_bwc_queues(ctx);
}
#endif /* MLX5HWS_BWC_H_ */
#endif /* HWS_BWC_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_bwc_complex.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc_complex.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
bool mlx5hws_bwc_match_params_is_complex(struct mlx5hws_context *ctx,
u8 match_criteria_enable,

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_bwc_complex.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/bwc_complex.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_BWC_COMPLEX_H_
#define MLX5HWS_BWC_COMPLEX_H_
#ifndef HWS_BWC_COMPLEX_H_
#define HWS_BWC_COMPLEX_H_
bool mlx5hws_bwc_match_params_is_complex(struct mlx5hws_context *ctx,
u8 match_criteria_enable,
@ -26,4 +26,4 @@ int mlx5hws_bwc_rule_create_complex(struct mlx5hws_bwc_rule *bwc_rule,
int mlx5hws_bwc_rule_destroy_complex(struct mlx5hws_bwc_rule *bwc_rule);
#endif /* MLX5HWS_BWC_COMPLEX_H_ */
#endif /* HWS_BWC_COMPLEX_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_cmd.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/cmd.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
static enum mlx5_ifc_flow_destination_type
hws_cmd_dest_type_to_ifc_dest_type(enum mlx5_flow_destination_type type)

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_cmd.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/cmd.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_CMD_H_
#define MLX5HWS_CMD_H_
#ifndef HWS_CMD_H_
#define HWS_CMD_H_
#define WIRE_PORT 0xFFFF
@ -358,4 +358,4 @@ int mlx5hws_cmd_allow_other_vhca_access(struct mlx5_core_dev *mdev,
int mlx5hws_cmd_query_gvmi(struct mlx5_core_dev *mdev, bool other_function,
u16 vport_number, u16 *gvmi);
#endif /* MLX5HWS_CMD_H_ */
#endif /* HWS_CMD_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_context.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/context.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA CORPORATION. All rights reserved. */
#include "mlx5hws_internal.h"
#include "internal.h"
bool mlx5hws_context_cap_dynamic_reparse(struct mlx5hws_context *ctx)
{

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_context.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/context.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_CONTEXT_H_
#define MLX5HWS_CONTEXT_H_
#ifndef HWS_CONTEXT_H_
#define HWS_CONTEXT_H_
enum mlx5hws_context_flags {
MLX5HWS_CONTEXT_FLAG_HWS_SUPPORT = 1 << 0,
@ -62,4 +62,4 @@ bool mlx5hws_context_cap_dynamic_reparse(struct mlx5hws_context *ctx);
u8 mlx5hws_context_get_reparse_mode(struct mlx5hws_context *ctx);
#endif /* MLX5HWS_CONTEXT_H_ */
#endif /* HWS_CONTEXT_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_debug.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/debug.c
View File

@ -5,7 +5,7 @@
#include <linux/kernel.h>
#include <linux/seq_file.h>
#include <linux/version.h>
#include "mlx5hws_internal.h"
#include "internal.h"
static int
hws_debug_dump_matcher_template_definer(struct seq_file *f,

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_debug.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/debug.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_DEBUG_H_
#define MLX5HWS_DEBUG_H_
#ifndef HWS_DEBUG_H_
#define HWS_DEBUG_H_
#define HWS_DEBUG_FORMAT_VERSION "1.0"
@ -37,4 +37,4 @@ mlx5hws_debug_icm_to_idx(u64 icm_addr)
void mlx5hws_debug_init_dump(struct mlx5hws_context *ctx);
void mlx5hws_debug_uninit_dump(struct mlx5hws_context *ctx);
#endif /* MLX5HWS_DEBUG_H_ */
#endif /* HWS_DEBUG_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_definer.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/definer.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
/* Pattern tunnel Layer bits. */
#define MLX5_FLOW_LAYER_VXLAN BIT(12)

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_definer.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/definer.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_DEFINER_H_
#define MLX5HWS_DEFINER_H_
#ifndef HWS_DEFINER_H_
#define HWS_DEFINER_H_
/* Max available selecotrs */
#define DW_SELECTORS 9
@ -831,4 +831,4 @@ mlx5hws_definer_conv_match_params_to_compressed_fc(struct mlx5hws_context *ctx,
u32 *match_param,
int *fc_sz);
#endif /* MLX5HWS_DEFINER_H_ */
#endif /* HWS_DEFINER_H_ */

36
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_internal.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/internal.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_INTERNAL_H_
#define MLX5HWS_INTERNAL_H_
#ifndef HWS_INTERNAL_H_
#define HWS_INTERNAL_H_
#include <linux/mlx5/transobj.h>
#include <linux/mlx5/vport.h>
@ -10,22 +10,22 @@
#include "wq.h"
#include "lib/mlx5.h"
#include "mlx5hws_prm.h"
#include "prm.h"
#include "mlx5hws.h"
#include "mlx5hws_pool.h"
#include "mlx5hws_vport.h"
#include "mlx5hws_context.h"
#include "mlx5hws_table.h"
#include "mlx5hws_send.h"
#include "mlx5hws_rule.h"
#include "mlx5hws_cmd.h"
#include "mlx5hws_action.h"
#include "mlx5hws_definer.h"
#include "mlx5hws_matcher.h"
#include "mlx5hws_debug.h"
#include "mlx5hws_pat_arg.h"
#include "mlx5hws_bwc.h"
#include "mlx5hws_bwc_complex.h"
#include "pool.h"
#include "vport.h"
#include "context.h"
#include "table.h"
#include "send.h"
#include "rule.h"
#include "cmd.h"
#include "action.h"
#include "definer.h"
#include "matcher.h"
#include "debug.h"
#include "pat_arg.h"
#include "bwc.h"
#include "bwc_complex.h"
#define W_SIZE 2
#define DW_SIZE 4
@ -56,4 +56,4 @@ static inline unsigned long align(unsigned long val, unsigned long align)
return (val + align - 1) & ~(align - 1);
}
#endif /* MLX5HWS_INTERNAL_H_ */
#endif /* HWS_INTERNAL_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_matcher.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/matcher.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
enum mlx5hws_matcher_rtc_type {
HWS_MATCHER_RTC_TYPE_MATCH,

6
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_matcher.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/matcher.h
View File

@ -1,8 +1,8 @@
/* SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB */
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#ifndef MLX5HWS_MATCHER_H_
#define MLX5HWS_MATCHER_H_
#ifndef HWS_MATCHER_H_
#define HWS_MATCHER_H_
/* We calculated that concatenating a collision table to the main table with
* 3% of the main table rows will be enough resources for high insertion
@ -104,4 +104,4 @@ static inline bool mlx5hws_matcher_is_insert_by_idx(struct mlx5hws_matcher *matc
return matcher->attr.insert_mode == MLX5HWS_MATCHER_INSERT_BY_INDEX;
}
#endif /* MLX5HWS_MATCHER_H_ */
#endif /* HWS_MATCHER_H_ */

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_pat_arg.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/pat_arg.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
enum mlx5hws_arg_chunk_size
mlx5hws_arg_data_size_to_arg_log_size(u16 data_size)

0
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_pat_arg.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/pat_arg.h
View File

4
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_pool.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/pool.c
View File

@ -1,8 +1,8 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "mlx5hws_buddy.h"
#include "internal.h"
#include "buddy.h"
static void hws_pool_free_one_resource(struct mlx5hws_pool_resource *resource)
{

0
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_pool.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/pool.h
View File

0
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_prm.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/prm.h
View File

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_rule.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/rule.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
static void hws_rule_skip(struct mlx5hws_matcher *matcher,
struct mlx5hws_match_template *mt,

0
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_rule.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/rule.h
View File

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_send.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/send.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
#include "lib/clock.h"
enum { CQ_OK = 0, CQ_EMPTY = -1, CQ_POLL_ERR = -2 };

0
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_send.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/send.h
View File

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_table.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/table.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
u32 mlx5hws_table_get_id(struct mlx5hws_table *tbl)
{

0
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_table.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/table.h
View File

2
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_vport.c → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/vport.c
View File

@ -1,7 +1,7 @@
// SPDX-License-Identifier: GPL-2.0 OR Linux-OpenIB
/* Copyright (c) 2024 NVIDIA Corporation & Affiliates */
#include "mlx5hws_internal.h"
#include "internal.h"
int mlx5hws_vport_init_vports(struct mlx5hws_context *ctx)
{

0
drivers/net/ethernet/mellanox/mlx5/core/steering/hws/mlx5hws_vport.h → drivers/net/ethernet/mellanox/mlx5/core/steering/hws/vport.h
View File