mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/torvalds/linux.git
synced 2024-12-29 17:23:36 +00:00
9b1873d235
Add device tree bindings for the camera clock controller on Qualcomm SA8775P platform. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Taniya Das <quic_tdas@quicinc.com> Link: https://lore.kernel.org/r/20241011-sa8775p-mm-v4-resend-patches-v5-3-4a9f17dc683a@quicinc.com Signed-off-by: Bjorn Andersson <andersson@kernel.org>
109 lines
3.6 KiB
C
109 lines
3.6 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (c) 2024, Qualcomm Innovation Center, Inc. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_QCOM_SA8775P_CAM_CC_H
|
|
#define _DT_BINDINGS_CLK_QCOM_SA8775P_CAM_CC_H
|
|
|
|
/* CAM_CC clocks */
|
|
#define CAM_CC_CAMNOC_AXI_CLK 0
|
|
#define CAM_CC_CAMNOC_AXI_CLK_SRC 1
|
|
#define CAM_CC_CAMNOC_DCD_XO_CLK 2
|
|
#define CAM_CC_CAMNOC_XO_CLK 3
|
|
#define CAM_CC_CCI_0_CLK 4
|
|
#define CAM_CC_CCI_0_CLK_SRC 5
|
|
#define CAM_CC_CCI_1_CLK 6
|
|
#define CAM_CC_CCI_1_CLK_SRC 7
|
|
#define CAM_CC_CCI_2_CLK 8
|
|
#define CAM_CC_CCI_2_CLK_SRC 9
|
|
#define CAM_CC_CCI_3_CLK 10
|
|
#define CAM_CC_CCI_3_CLK_SRC 11
|
|
#define CAM_CC_CORE_AHB_CLK 12
|
|
#define CAM_CC_CPAS_AHB_CLK 13
|
|
#define CAM_CC_CPAS_FAST_AHB_CLK 14
|
|
#define CAM_CC_CPAS_IFE_0_CLK 15
|
|
#define CAM_CC_CPAS_IFE_1_CLK 16
|
|
#define CAM_CC_CPAS_IFE_LITE_CLK 17
|
|
#define CAM_CC_CPAS_IPE_CLK 18
|
|
#define CAM_CC_CPAS_SFE_LITE_0_CLK 19
|
|
#define CAM_CC_CPAS_SFE_LITE_1_CLK 20
|
|
#define CAM_CC_CPHY_RX_CLK_SRC 21
|
|
#define CAM_CC_CSI0PHYTIMER_CLK 22
|
|
#define CAM_CC_CSI0PHYTIMER_CLK_SRC 23
|
|
#define CAM_CC_CSI1PHYTIMER_CLK 24
|
|
#define CAM_CC_CSI1PHYTIMER_CLK_SRC 25
|
|
#define CAM_CC_CSI2PHYTIMER_CLK 26
|
|
#define CAM_CC_CSI2PHYTIMER_CLK_SRC 27
|
|
#define CAM_CC_CSI3PHYTIMER_CLK 28
|
|
#define CAM_CC_CSI3PHYTIMER_CLK_SRC 29
|
|
#define CAM_CC_CSID_CLK 30
|
|
#define CAM_CC_CSID_CLK_SRC 31
|
|
#define CAM_CC_CSID_CSIPHY_RX_CLK 32
|
|
#define CAM_CC_CSIPHY0_CLK 33
|
|
#define CAM_CC_CSIPHY1_CLK 34
|
|
#define CAM_CC_CSIPHY2_CLK 35
|
|
#define CAM_CC_CSIPHY3_CLK 36
|
|
#define CAM_CC_FAST_AHB_CLK_SRC 37
|
|
#define CAM_CC_GDSC_CLK 38
|
|
#define CAM_CC_ICP_AHB_CLK 39
|
|
#define CAM_CC_ICP_CLK 40
|
|
#define CAM_CC_ICP_CLK_SRC 41
|
|
#define CAM_CC_IFE_0_CLK 42
|
|
#define CAM_CC_IFE_0_CLK_SRC 43
|
|
#define CAM_CC_IFE_0_FAST_AHB_CLK 44
|
|
#define CAM_CC_IFE_1_CLK 45
|
|
#define CAM_CC_IFE_1_CLK_SRC 46
|
|
#define CAM_CC_IFE_1_FAST_AHB_CLK 47
|
|
#define CAM_CC_IFE_LITE_AHB_CLK 48
|
|
#define CAM_CC_IFE_LITE_CLK 49
|
|
#define CAM_CC_IFE_LITE_CLK_SRC 50
|
|
#define CAM_CC_IFE_LITE_CPHY_RX_CLK 51
|
|
#define CAM_CC_IFE_LITE_CSID_CLK 52
|
|
#define CAM_CC_IFE_LITE_CSID_CLK_SRC 53
|
|
#define CAM_CC_IPE_AHB_CLK 54
|
|
#define CAM_CC_IPE_CLK 55
|
|
#define CAM_CC_IPE_CLK_SRC 56
|
|
#define CAM_CC_IPE_FAST_AHB_CLK 57
|
|
#define CAM_CC_MCLK0_CLK 58
|
|
#define CAM_CC_MCLK0_CLK_SRC 59
|
|
#define CAM_CC_MCLK1_CLK 60
|
|
#define CAM_CC_MCLK1_CLK_SRC 61
|
|
#define CAM_CC_MCLK2_CLK 62
|
|
#define CAM_CC_MCLK2_CLK_SRC 63
|
|
#define CAM_CC_MCLK3_CLK 64
|
|
#define CAM_CC_MCLK3_CLK_SRC 65
|
|
#define CAM_CC_PLL0 66
|
|
#define CAM_CC_PLL0_OUT_EVEN 67
|
|
#define CAM_CC_PLL0_OUT_ODD 68
|
|
#define CAM_CC_PLL2 69
|
|
#define CAM_CC_PLL3 70
|
|
#define CAM_CC_PLL3_OUT_EVEN 71
|
|
#define CAM_CC_PLL4 72
|
|
#define CAM_CC_PLL4_OUT_EVEN 73
|
|
#define CAM_CC_PLL5 74
|
|
#define CAM_CC_PLL5_OUT_EVEN 75
|
|
#define CAM_CC_SFE_LITE_0_CLK 76
|
|
#define CAM_CC_SFE_LITE_0_FAST_AHB_CLK 77
|
|
#define CAM_CC_SFE_LITE_1_CLK 78
|
|
#define CAM_CC_SFE_LITE_1_FAST_AHB_CLK 79
|
|
#define CAM_CC_SLEEP_CLK 80
|
|
#define CAM_CC_SLEEP_CLK_SRC 81
|
|
#define CAM_CC_SLOW_AHB_CLK_SRC 82
|
|
#define CAM_CC_SM_OBS_CLK 83
|
|
#define CAM_CC_XO_CLK_SRC 84
|
|
#define CAM_CC_QDSS_DEBUG_XO_CLK 85
|
|
|
|
/* CAM_CC power domains */
|
|
#define CAM_CC_TITAN_TOP_GDSC 0
|
|
|
|
/* CAM_CC resets */
|
|
#define CAM_CC_ICP_BCR 0
|
|
#define CAM_CC_IFE_0_BCR 1
|
|
#define CAM_CC_IFE_1_BCR 2
|
|
#define CAM_CC_IPE_0_BCR 3
|
|
#define CAM_CC_SFE_LITE_0_BCR 4
|
|
#define CAM_CC_SFE_LITE_1_BCR 5
|
|
|
|
#endif
|