Axel Lin 08ee77b5a5 pwm: lpc32xx: Properly set PWM_ENABLE bit in lpc32xx_pwm_[enable|disable]
According to the LPC32x0 User Manual [1]:

For both PWM1 and PWM2 Control Registers:
BIT 31:
This bit gates the PWM_CLK signal and enables the external output pin
to the PWM_PIN_STATE logical level.

0 = PWM disabled. (Default)
1 = PWM enabled

So in lpc32xx_pwm_enable(), we should set PWM_ENABLE bit.
In lpc32xx_pwm_disable(), we should just clear PWM_ENABLE bit rather than
write 0 to the register which will also clear PWMx_RELOADV and PWMx_DUTY bits.

[1] http://www.nxp.com/documents/user_manual/UM10326.pdf

Signed-off-by: Axel Lin <axel.lin@ingics.com>
Tested-by: Roland Stigge <stigge@antcom.de>
Signed-off-by: Thierry Reding <thierry.reding@avionic-design.de>
2013-04-23 10:58:35 +02:00
..
2013-02-26 09:34:29 -08:00
2012-11-28 12:23:41 -08:00
2012-11-28 12:23:41 -08:00
2013-04-23 07:42:20 +02:00
2013-04-02 11:40:17 +02:00
2013-04-23 07:42:20 +02:00
2013-04-23 07:42:20 +02:00
2013-04-23 07:42:20 +02:00
2013-04-23 07:42:20 +02:00
2013-02-26 09:34:29 -08:00