Boris BREZILLON 13a6073d4c clk: at91: rework rm9200 USB clock to propagate set_rate to the parent clk
The RM9200 USB clock is actually connected to a single parent (the PLLB)
on which we can apply a specific divider.
The USB clock divider does not allow for fine grained control on the USB
clock frequency, hence propagating the set_rate request to the parent is
the only choice we have to properly configure the USB clock rate.

Signed-off-by: Boris BREZILLON <boris.brezillon@free-electrons.com>
Reported-by: Gaël PORTAY <gael.portay@gmail.com>
Tested-by: Gaël PORTAY <gael.portay@gmail.com>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-09-02 15:37:22 -07:00
..
2013-12-02 15:31:22 +01:00
2014-05-07 18:27:45 +02:00
2013-12-02 15:31:25 +01:00
2013-12-02 15:31:25 +01:00
2014-05-07 18:27:45 +02:00
2014-05-07 18:27:45 +02:00
2014-05-07 18:27:45 +02:00
2014-05-07 18:27:45 +02:00
2014-05-07 18:27:45 +02:00