Michel Dänzer 1538a9e0e0 drm/radeon: Only flush HDP cache for indirect buffers from userspace
It isn't necessary for command streams generated by the kernel (at least
not while we aren't storing ring or indirect buffers in VRAM).

Signed-off-by: Michel Dänzer <michel.daenzer@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
2014-08-18 17:09:44 -04:00
..
2014-08-08 11:34:32 -07:00
2014-08-08 11:14:29 -07:00
2014-08-06 20:06:14 -07:00
2014-08-05 21:16:46 -07:00
2014-08-15 17:06:40 -04:00
2014-08-04 18:36:12 -07:00
2014-08-08 11:00:26 -07:00
2014-08-08 11:34:32 -07:00
2014-08-08 15:57:28 -07:00
2014-08-08 11:34:32 -07:00
2014-08-08 11:34:32 -07:00
2014-08-08 11:34:32 -07:00
2014-07-30 00:23:09 +02:00
2014-08-08 11:14:29 -07:00
2014-08-08 18:06:29 -07:00
2014-08-15 18:28:58 -06:00
2014-08-08 11:00:26 -07:00
2014-08-06 20:10:32 -07:00
2014-08-04 18:34:04 -07:00