linux/Documentation
Will Deacon 4aff7b8546 dt-bindings: arm, gic-v3: require that reserved cells are always 0
The arm,gic-v3 binding was written with good intentions and doesn't
enforce interrupt-cells to be 3, therefore making it easy to extend
the irq description in future if necessary:

  > Cells 4 and beyond are reserved for future use.

Unfortunately, this sentence is immediately followed up with:

  > When the 1st cell has a value of 0 or 1, cells 4 and beyond act as
  > padding, and may be ignored. It is recommended that padding cells
  > have a value of 0.

Consequently, any extensions to the PPI or SPI interrupt specifiers must
be able to work with random crap from legacy DTs, effectively
necessitating a new interrupt type in the first cell. Sigh.

This patch fixes the text so that additional, reserved cells are
required to be zero. This looks like a reasonable thing to require and
is already satisifed by the .dts files in-tree.

Cc: Mark Rutland <mark.rutland@arm.com>
Cc: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Will Deacon <will.deacon@arm.com>
Acked-by: Marc Zyngier <marc.zyngier@arm.com>
Acked-by: Mark Rutland <mark.rutland@arm.com>
Signed-off-by: Rob Herring <robh@kernel.org>
2016-02-12 16:15:25 -06:00
..
2015-09-24 15:39:42 -06:00
2015-10-27 18:55:31 -07:00
2014-12-10 17:41:10 -08:00
2015-10-26 16:00:09 +01:00
2015-06-08 23:15:45 +02:00
2015-09-02 12:22:54 -07:00
2015-07-14 12:35:42 -06:00
2015-11-30 12:14:12 +00:00
2015-12-26 16:59:14 -08:00
2015-02-27 11:44:24 -08:00
2014-05-05 15:32:05 +02:00
2014-12-08 09:07:11 -05:00
2015-06-23 06:49:44 -06:00
2014-05-05 15:32:05 +02:00
2014-09-23 23:44:16 -07:00