Myron Stowe 96c5590058 PCI: Pull PCI 'latency timer' setup up into the core
The 'latency timer' of PCI devices, both Type 0 and Type 1,
is setup in architecture-specific code [see: 'pcibios_set_master()'].
There are two approaches being taken by all the architectures - check
if the 'latency timer' is currently set between 16 and 255 and if not
bring it within bounds, or, do nothing (and then there is the
gratuitously different PA-RISC implementation).

There is nothing architecture-specific about PCI's 'latency timer' so
this patch pulls its setup functionality up into the PCI core by
creating a generic 'pcibios_set_master()' function using the '__weak'
attribute which can be used by all architectures as a default which,
if necessary, can then be over-ridden by architecture-specific code.

No functional change.

Signed-off-by: Myron Stowe <myron.stowe@redhat.com>
Signed-off-by: Jesse Barnes <jbarnes@virtuousgeek.org>
2012-01-06 12:10:42 -08:00
..
2010-08-06 12:55:56 -04:00
2010-03-09 00:30:50 -05:00
2011-07-26 16:49:47 -07:00
2010-08-06 12:55:44 -04:00
2009-12-10 15:02:50 +01:00
2011-01-10 07:18:04 -05:00
2011-07-26 16:49:47 -07:00
2009-06-22 21:16:07 -04:00
2011-07-26 16:49:43 -07:00
2011-07-26 16:49:47 -07:00
2010-03-09 00:30:51 -05:00
2011-03-31 11:26:23 -03:00