Jim Quinlan afe76c8fd0 clk: allow a clk divider with max divisor when zero
This commit allows certain Broadcom STB clock dividers to be used with
clk-divider.c.  It allows for a clock whose field value is the equal
to the divisor, execpt when the field value is zero, in which case the
divisor is 2^width.  For example, consider a divisor clock with a two
bit field:

value		divisor
0		4
1		1
2		2
3		3

Signed-off-by: Jim Quinlan <jim2101024@gmail.com>
Signed-off-by: Michael Turquette <mturquette@baylibre.com>
2015-07-28 11:59:19 -07:00
..
2015-07-20 10:52:45 -07:00
2015-06-26 11:08:27 -07:00
2015-06-10 22:46:34 -07:00
2015-06-26 11:54:29 -07:00
2015-06-26 14:51:15 -07:00
2015-07-01 14:44:22 -07:00
2015-06-26 11:54:29 -07:00
2015-06-13 08:44:14 -07:00
2015-07-02 14:40:49 -07:00
2015-06-26 14:51:15 -07:00
2015-07-01 19:40:18 -07:00
2015-07-05 10:54:09 -07:00
2015-06-19 01:18:43 +02:00
2015-06-23 13:32:38 -07:00
2015-07-02 14:40:49 -07:00
2015-07-20 10:52:42 -07:00
2015-07-02 14:40:49 -07:00
2015-06-28 12:32:13 -07:00
2015-07-20 10:52:46 -07:00
2015-07-03 16:02:25 -07:00