Jim Quinlan afe76c8fd0 clk: allow a clk divider with max divisor when zero
This commit allows certain Broadcom STB clock dividers to be used with
clk-divider.c.  It allows for a clock whose field value is the equal
to the divisor, execpt when the field value is zero, in which case the
divisor is 2^width.  For example, consider a divisor clock with a two
bit field:

value		divisor
0		4
1		1
2		2
3		3

Signed-off-by: Jim Quinlan <jim2101024@gmail.com>
Signed-off-by: Michael Turquette <mturquette@baylibre.com>
2015-07-28 11:59:19 -07:00
..
2015-07-20 10:52:49 -07:00
2015-07-20 11:11:36 -07:00
2015-07-20 11:10:40 -07:00
2015-07-20 11:11:08 -07:00
2015-07-20 11:11:37 -07:00
2015-07-28 11:59:12 -07:00
2015-07-20 11:11:13 -07:00
2015-07-28 11:59:16 -07:00
2015-07-20 11:11:15 -07:00
2015-07-20 11:11:29 -07:00
2015-07-20 10:52:52 -07:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2015-07-20 11:11:22 -07:00
2015-07-20 11:11:33 -07:00
2015-07-20 10:52:56 -07:00
2013-05-31 12:07:45 -07:00
2015-04-10 14:44:43 -07:00
2015-07-20 10:53:00 -07:00
2015-07-20 11:11:35 -07:00
2015-07-20 10:53:01 -07:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00
2015-05-06 11:58:57 +01:00
2015-06-20 13:29:48 -07:00