Stephen Boyd b36ba30c8a clk: qcom: Add reset controller support
Reset controllers and clock controllers are combined into one IP
block on Qualcomm chipsets. Usually a reset signal is associated
with each clock branch but sometimes a reset signal is associated
with a handful of clocks. Either way the register interface is
the same; set a bit to assert a reset and clear a bit to deassert
a reset. Add support for these types of resets signals.

Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
Signed-off-by: Mike Turquette <mturquette@linaro.org>
2014-01-16 12:01:02 -08:00
..
2013-11-19 15:53:02 -05:00
2013-10-29 12:53:07 +02:00
2013-11-07 19:24:20 +01:00
2013-11-19 01:06:28 +01:00
2013-11-15 09:32:23 +09:00
2013-11-20 13:05:25 -08:00
2013-11-14 11:04:38 -08:00
2013-11-15 14:05:15 -08:00
2013-11-22 10:53:47 -08:00
2013-10-24 16:18:40 +01:00
2013-11-18 15:35:09 -08:00