Sonic Zhang bc6b92f8c3 Blackfin: don't attempt to flush on-chip L1 SRAM regions
Since the on-chip L1 regions are not cacheable, there is no point in
trying to flush/invalidate them.  Plus, older Blackfin parts like to
trigger an exception (like BF533-0.3).

Signed-off-by: Sonic Zhang <sonic.zhang@analog.com>
Signed-off-by: Mike Frysinger <vapier@gentoo.org>
2011-05-25 08:13:41 -04:00
..
2011-03-22 21:03:17 -04:00
2010-08-06 12:55:56 -04:00
2010-03-09 00:30:50 -05:00
2010-08-06 12:55:44 -04:00
2009-12-10 15:02:50 +01:00
2010-08-06 12:55:58 -04:00
2011-01-10 07:18:04 -05:00
2010-10-22 03:48:59 -04:00
2009-12-15 00:15:40 -05:00
2010-06-09 11:12:36 +02:00
2009-06-22 21:16:07 -04:00
2010-10-22 03:48:59 -04:00
2010-03-09 00:30:48 -05:00
2010-03-09 00:30:51 -05:00
2011-03-31 11:26:23 -03:00
2009-06-18 21:42:24 -04:00
2011-03-22 21:03:16 -04:00
2008-11-18 17:48:22 +08:00