Duc Dang c5d4603961 PCI: Add MCFG quirks for X-Gene host controller
PCIe controllers in X-Gene SoCs are not ECAM compliant: software needs to
configure additional controller's register to address device at
bus:dev:function.

Add a quirk to discover controller MMIO register space and configure
controller registers to select and address the target secondary device.

The quirk will only be applied for X-Gene PCIe MCFG table with
OEM revison 1, 2, 3 or 4 (PCIe controller v1 and v2 on X-Gene SoCs).

Tested-by: Jon Masters <jcm@redhat.com>
Signed-off-by: Duc Dang <dhdang@apm.com>
Signed-off-by: Bjorn Helgaas <bhelgaas@google.com>
2016-12-06 13:45:50 -06:00
..
2015-07-08 02:27:32 +02:00
2016-04-27 23:42:57 +02:00
2015-07-08 02:27:32 +02:00
2016-01-04 22:10:30 +01:00
2015-07-08 02:27:32 +02:00
2015-07-08 02:27:32 +02:00
2016-10-10 02:20:43 +02:00
2015-11-07 01:30:10 +01:00
2015-07-08 02:27:32 +02:00
2016-10-03 20:11:49 -07:00
2016-10-03 20:11:49 -07:00
2015-09-01 03:38:43 +02:00
2015-09-01 15:52:35 +02:00
2016-07-19 12:32:39 -07:00