Michael Turquette eaaa6fb53f Merge tag 'v4.5-rockchip-clk1_1' of git://git.kernel.org/pub/scm/linux/kernel/git/mmind/linux-rockchip into clk-next
Rockchip clock changes for 4.5 containing
- a new pll-type used on rk3036 and other Cortex-A7 socs
- new clock-trees for rk3036 and rk3228
- switch rk3288 plls to slow mode on reboot
- a bunch of new clock ids
- some more critical clocks
- wrong register offsets for the rk3368 cpuclks
- allowing more than 2 parents for the cpuclk
2015-12-22 11:57:33 -08:00
..
2015-11-20 15:46:27 -08:00
2015-11-10 15:00:03 -08:00
2015-09-17 11:15:14 -07:00
2015-07-20 11:11:36 -07:00
2015-11-25 14:06:16 -08:00
2015-10-01 15:24:34 -07:00
2015-11-10 15:06:26 -08:00
2015-10-20 08:49:11 -07:00
2015-12-02 23:29:23 -08:00
2015-09-01 12:18:40 -07:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2015-07-20 11:11:22 -07:00
2015-07-20 11:11:33 -07:00
2013-05-31 12:07:45 -07:00
2015-04-10 14:44:43 -07:00
2015-11-30 13:00:54 -08:00
2015-07-20 10:53:00 -07:00
2015-11-30 16:29:15 -08:00
2015-07-20 11:11:35 -07:00
2015-11-20 10:40:37 -08:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00
2015-11-30 16:33:38 -08:00