Mark Kuo f59b0168d3 clk: tegra: Do not disable PLLE when under hardware control
Software should not disable PLLE if PLLE is already put under hardware
control.

Signed-off-by: Mark Kuo <mkuo@nvidia.com>
Signed-off-by: Rhyland Klein <rklein@nvidia.com>
Signed-off-by: Thierry Reding <treding@nvidia.com>
2016-02-02 15:49:25 +01:00
..
2015-11-10 15:00:03 -08:00
2015-09-17 11:15:14 -07:00
2015-07-20 11:11:36 -07:00
2015-12-01 21:44:22 +01:00
2015-10-01 15:24:34 -07:00
2016-01-20 18:16:29 -08:00
2015-12-23 23:23:18 -08:00
2016-01-20 17:44:16 -08:00
2015-09-01 12:18:40 -07:00
2015-07-20 11:11:32 -07:00
2015-05-21 11:55:05 -07:00
2015-07-20 11:11:22 -07:00
2015-07-20 11:11:33 -07:00
2013-05-31 12:07:45 -07:00
2015-04-10 14:44:43 -07:00
2015-11-30 13:00:54 -08:00
2015-07-20 10:53:00 -07:00
2015-11-30 16:29:15 -08:00
2015-07-20 11:11:35 -07:00
2015-11-20 10:40:37 -08:00
2015-07-20 10:53:04 -07:00
2015-07-20 10:53:05 -07:00